

STUDENT ID NO										

MULTIMEDIA UNIVERSITY

FINAL EXAMINATION

TRIMESTER 1, 2015/2016

ECP2036 – MICROPROCESSOR SYSTEMS AND INTERFACING

(ME)

17 OCTOBER 2015 2:30 P.M. – 4:30 P.M. (2 Hours)

INSTRUCTIONS TO STUDENT

- 1. This Question paper consists of 7 pages with 4 questions only.
- 2. Attempt ALL questions. All questions carry equal marks and the distribution of the marks for each question is given.
- 3. Please write all your answers in the Answer Booklet provided.
- 4. Opcode map and Special Function Register formats are provided in Appendices.

Question 1

- a) An 8051 microcontroller has to access 32kBytes of external memory. Determine the number of address and data lines to be used.
 [3 marks]
- b) Describe the function of these 8051 control pins.

(i)	PSEN	[2 marks]
(ii)	ALE	[2 marks]
(iii)	EA	[2 marks]
(iv)	RST	[2 marks]

- c) An 8051 microcontroller-based system is to be designed requiring 32kBytes of RAM, 16kBytes of RAM memory blocks are available.
 - (i) Evaluate the number of RAM memory block required. [1 mark]
 (ii) Determine the address range of each memory block used. [4 marks]
 - (iii) Draw the configuration of the system showing the 8051 signal lines to be used for the address, data and control buses.[9 marks]

Question 2

a) The following is an 8051 microcontroller's instruction.

MOV 43H, #0A2H

- (i) State the addressing mode of this instruction. [I mark]
 (ii) Explain the purpose of each byte of this instruction. [2 marks]
- (iii) If an 8051 is operating from 16MHz crystal, how long does this instruction takes to execute? [2 marks]
- b) Complete the following list file (.lst) by filling in the missing data.

No.	Address	Machine Code	Instruction
1	0A00		ORG 0A00H
2	0A00		ADD A,R5
3			ORL A,#2BH
4			MOVC A, @A+DPTR
5			SETB 30H
6			DEC R5

[10 marks]

c) Internal memory locations from 40H to 49H contain the numbers 0 to 9 respectively. By using PUSH and POP instructions, write the assembly language instructions to reverse the order in which the number are stored (0 is put in 49H, 1 in 48H, etc.)

[10 marks]

Question 3

a) A string of 7-bit ASCII code is stored in external memory of 8051 (starting address of the string is 4000H). The string is terminated by a byte contained 00H.

Write an assembly language instruction sequence to transfer the string to a personal computer via serial port. The serial port should be initialized in 8-bit UART with an added (even) parity bit as bit 7. The baud rate (9600) should be generated by the Timer 1. Assume 11.059MHz operating frequency is used. [15 marks]

b) Name the special function registers to control the 8051 interrupts and the interrupt priorities. What should be the setting values of the special function registers if Timer 0 and Counter 1 interrupts are both enabled with Counter 1 has higher priority?

[6 marks]

c) In an 8051 door logging system, Timer 0 is used to emulate the Real-Time-Clock operation and External Interrupt 1 is used to detect the door opening through an IR sensor. Which interrupt service should be given top priority in order avoid loss of accuracy? Justify your answer. [4 marks]

Question 4

The concrete mixing system shown in Figure 1 is to be controlled by an 8051 microcontroller, which involves performing the following process:

- The tank is first filled with water through a solenoid Valve W.
- When the water reaches Level W, Valve W is closed and the tank is now filled with cement through Valve C.
- When the mixture in the tank reaches Level C, Valve C is closed and the tank is then filled with sand through Valve S.
- When the mixture in the tank reaches Level S, Valve S is closed
- The mixer motor starts for approximately 3 minutes.
- After that, the drainage Valve E opens to empty the tank.
- When the mixture reaches Level E, Valve E is closed and the whole process is repeated after 1 minute.

The tank has four level sensors that send signals to input lines P1.0 to P1.3. A logical low from the sensor indicates that the level has been reached. The output lines P0.0 to P0.3 provide signals to the solenoid valves. A logical low from the lines will open the corresponding valve. The output lines P0.4 provide signals to the mixer motor which is also activated by a logical low. Write an assembly language instruction sequence to carry out the process.

[25 marks]




Figure 1

Appendix A: Opcode Map

	_		_			_		_	_		_	_		_	_	_		_							,-		_	_		_			_	_	_			_		_	_		7
ы	IB. 3C	WOVX	A 400	ACALL	2	18.20	MOVX	@RO.A	IB. 2C	MOYA	IN IC	ē	¥ ×	28.10	MOV	dir.A	B. It.	ACC A	1 8	MON	PER S	A LONG	MON	70°A	18,10	MOV	RI.A	18,10	MOV	K2.9	ACM	₹2	18. JC	MOV	3	18,10	À :	KAN I	MOV	1 No. 4	13.10	MOV	K.A
E	15.20	MOVX	A. W. Carak	A TAIP	(P7)	18.30	MOVX	A. GRO	18.35	MOVX	A. 98 K	410	4 <	2B. 1C	MOV	A, dir	IB. IC	MUN	10 10	Merch	20164 10164	IR IP	MON	8 8	(B. JC	MOV	A. R.	IB. IC	MOV	A. K.	MOV	ARB	13,10	MOV	7 K	18.10	ACM.	9 4	MOV	A. 85	18,10	MOW	A. R.
D	38.2C	ō.	JE 1	ACALL.	98	2B, IC	£			SELB	ن د	15,15	§ 4	38.20	DINZ	dir. re	rB, IC	XCHD	71 da	Ap. J.	ACHD A GB	A. W. A.		SH WILL			RI. rei	28,20	ZNIQ	RZ, rel	NIC	R. o	28.20	DINZ	RA. rei			RS. rel	Þ.	Rend	28, 3C	2Nfq	R7, rel
S	2B. 3C	PUSH	je di	15, IA	Per		ď	100	2B, IC	CLR	U	JB, IL.	A P	28.10	XCH	A. dir			A WKI		XCH		4	A BO	1	H	A. RI		XCH	7. E	IB, IC	28.4	18,10	XCH	A. R4	13.10	XCH	A. R.	B. IC.	A R6	18, 1C	XCH	A. R.7
8	28, X	ANE	C, Abit	XX	ACALL	2B. 1C	25	150	2B. IC	CPL	U	M. F.	A. Welling	18. 2F	CONE	A. dir, rel	38.20	CINE	WICH WIND FO	38.20	CINE	CRI, Feminael	AB. 3C	To State of	J. 18	CINE	R3.#dnfn,rek	38, TC	CINE	R2,pdata,sel	Se. Sc.	R. Ledelund	38,20	CINE	R4.#dina.rei	32'SE	CINE	R3, zichto, zek	26.2C	Predent	38.2C	CUNE	R7, silaturi
A	28, 20	ORL	C.Ak	28,20	N C	38,10	MOV	**************************************	1B. XC	DAC	DPTR R	B. AC	MDL	N. C. S.			28. 2C	MOV	69 HSJ. dur	18. A.	MOV	WR. dir	2B, 2C	MQ &	20 20	MOV	9. e	2H, 2C	MOV	R2, db	TB. X	R3.4ir	78.30	MOV	RH, dir	2B, 2C	MON	R5. dis	38.3C	300	X F	MOV	47.7A
6	18.2C	MOV	DPTR,#10	28, 30	ACALL	28.30	MOV	PRC	18.20	MOVC	A.G.A.DPTR	19. IC	SUBB	28. IC	SCUBB	A. dir	18.15	SUBB	A. FRU	1B. IC	SUBB	A. E.B.	18.10	SOBB	1 A 1	STIRE	A.R.	18, IC	SUBB	A. R2	1B. IC	2000	18. IC.	SURB	A, 34	1B, IC	SUBB	A, RS	18.10	9 fee	18.10	SUBB	A. R.
œ	28, 20	SJALP	F	38.2C	Alkar	15 J. N.	AMI	Ā	18,30	MOVC	A-BA+PC	달 달	<u>}</u>	AR NC	MOV	dir. dir	26, 3C	MOV	dir, 4-RD	3B, 3C	MON	dic, GR	38.3C	AOM	ani, iga	MOV	₩.E	2B, 3C	MOV	dir. R3	X i	A PA	7B. X.	MOV	dir, R4	38.5K	MOV	dir, R5	78. X	MOV	28. X	MOV	dir. R.T
2	28.30	ZNI	EJ.	38.3C	ACALL	(C3)	OHL	19.0	35.35	JAIP	CA+DPTR	28. IC	MOV.	on all	MOV	dir. #chana	7B, IC	MOV	WRI, Adas	2B. IC	MOV	(PR), Minis	2B, IC	MOV	AN HOLE	Je it	RI, 8dab	28. IC	MOV	R.2. #Jones	28. 1C	MUV	TR. IC	MOV	RA. Edito	3B. IC	MOV	R5, 5data	18.	AOM	F.	MOV	R.T., #Gnts
9	28.3C	12	핃	28.20	AIMP	(PA)	X.B.	dr A	38,30	XRL	dfr. sdata	문	X	A PARIE	XRL	A clir		XRL				A. OFRI	18,10	XRL	A,900	UB. IL	A B	18. IC	XRL	A,R3	4B, IC	XK	TR IC	XRL	A.R.	1B. IC	XBL	A.R	TB, IC	Z Z	A,80	XRL	A.R.
153	74 AF	JAC	Ę	28,30	ACALL	(P2)	- P. C.	de à	3B, 2C	ANE	der, Adeta	2B, 1C	AN.	A. 4034	AME.	A dir	10, 10	ANE	A. LPRO	IB. 1C	ANE	A. CRI	18. IC	ANIL	A.RO	18.15	A.F.	18 10	ANE	A.R.2	(B,)C	ANG	A.K.	Z	### *	18.10	ANL	A.RS	18.10	AN.	A. Mu	ANE	A.R.7
4	O ME				AJMIP	(P2)	in or	A. A.	3B. 2C	ORL	dir. frima	28,10	OR	A. Rubb	OBI.	A Air	18.10	ORL	A PRO	18. IC	ORL	A. 带RI	JB. IC.	ORT	A.R.	18.10	3 4	18.10	ORL	A.R.2	13, IC	ORC	A.R.		A.R4	IB, IC	ORL	A,R5	JB, IC	ORL	A.R.	ORT	A 87
54	100 00	INB	bluel	ZB, 3C	ACALL	Ori	15, 31	3	JI 81	BIC	*	28. IC	ADDC	A. Maria	PE, IC	A die	18. IC	ADDC	A. G-RD	18. IC	ADDC	A. WRI	1B. IC	ADDC	A,R0	IB, IC	ADDIC	1	DOC	A.R2	ı.	ADDC	A.R.3	ADDIC	A BA	18,10	ADDC	D. 4	1B, IC	ADDC	28.4	ADDC	A.B.
2	1	787	bitre	28.30	A.IMP	اـِ		KET	J. 10	1	4	28.10	ADD	A. edinos	SE. JC	1	IR IC	ADD	A, GRU	IB, IC	ADD	A. eR	TR.IC	ADD	A,RO	JB. IC	de s	N. N.	ADD	A.R2	JB, IC	QQV.	A.R.	ADD	4 194	1B. IC	DO	A.P.	18, IC	ADD	A.Rei	ADD	A.RJ
-	7			A. K.	ACALL		<u>۳</u>	_	STORIE I		_	18,30	DEC	۲	79° T				086	18,10	DEC	GR	18.10	DEC	20.00	IB, IC	DEC	Y 0.	DRC	2	7B, IC	DEC	2	Dec.	1	1.B. IC	DEC	W:	18.10	DEC	R6	DEC	i a
0	>	NOP		28,30	AJMIP	(90)	NB. 2C	LJMF	aborio 1	000	4	18,10	INC	¥	28, IC	1	5,3	INC	980	18.10	INC	86	18, 10	INC	RO	13,10	ž.	¥ 54 E	INC.	2	13.10	INC INC	£ 2	10,10	1	III IC	INC	53	IB. FC	INC	Sign .	i i	12
KByte	LByts	c	>		_			2		c			4		ι	o		rt.	•		1	-		00	1		ō			đ	L	щ		ţ	د		-	4		М		ŗ,	7

Appendix B: Special Function Register Format

TMOD : [Bit ((LSB) to Bit	3 is for Timer	0 and Bit	4 to Bit 7	(MSB) is f	or Timer 1	.]		
GATE	C//T M1	MO	GATE	CIT	MO	MI]		
GATE:	Timer only runs while /INT1 is set.								
Cl IT:	'1' for event counter, '0' for interval timer								
M1, MO:		Mode bit select							
		1 –16-bit tim							
		2 - 8-bit auto-		ode					
	"11" Mode	3 - Split time	r mode						
4									
TCON:	TFO	TRO	IE1	ĪŢ1	IEO	IT0	1		
					'		,		
TCON.7		r I overflow fla by hardware v).		
TCON.6		r I run centrol							
TCON.5									
	Clear	by hardware v	when proc	essor vecto	ors to interr	upt routine	e.		
TCON.4	TRO Time	r 0 run control	bit. Set/cl	eared by so	oftware to s	start/stop ti	imer.		
TCON.3	IE1 Intere	upt 1 Edge fla	g. Set by	hardware v	vhen intern	apt 1 fallin	g		
	edge is detec	ted. Cleared wi	hen intern	apt is proce	essed.				
TCON.2	IT1 Intern	upt l Type con	itrol bit. S	et / cleared	i by softwa	re to speci	ify		
	falling edge /	low level trigg	gered exte	rnal interru	ipts.				
TCON, 1	IEO Intern	upt 0 Edge fla	g. Set by l	hardware v	vhen interru	ıpt 1 fallin	g		
	edge is detec	ted. Cleared w	hen intern	upt is proce	essed.				
TCON.0	ITO Intern	upt 0 Type cor	atrol bit. S	let / cleare	d by softwa	re to speci	fy		
	falling edge /	low level trigg	gered exte	rnal intern	ipts,				
SCON:				750	- 	- DI	1		
SMO	SM1 SM2	REN	TB8	RB8	ŢI	RI	_		
SMO SM1	01:0								
0 0	= Shift regis								
0 1	= 8-bit UAF		- G L G L						
1 0		RT mode (Fixe							
1 1	= 9-bit UAR	RT mode (Vari	adie Baud	Kate)					
SM2 = '1'	= Fnable m	ultiprocessor c	ommunice	ition					
REN	= Receiver		CHEMINIO	WO II					
TB8	= Transmit								
TI	= Transmit								
RI	= Receive I	-							
***	112001101								

IE:								
EA		ET2	ES ET1 EX1 ET0 EXO					
	-	Bit Address	Description					
IE.7	EA	AFH	Global enable/disable.					
			EA = 11, each individual source is enable/disable					
			By seetting/clearing its enable bit. EA = 'O', disable all interrupts.					
TD (AEH	Undefined					
IE.6 IE.5	-	ADH	Not implemented in 805 L.ET2 for 8052.					
IE.3	ES	ACH	Serial port interrupt enable bit.					
IE.4 IE.3	ET1	ABH	Timer1 interrupt enable bit.					
IE.2	EX1	AAH	External interrupt enable bit.					
IE. 1	ETO	A9H	TimerO interrupt enable bit.					
IE.0	EXO							
LLIV	UAC	21011	Preservent reservents and asservents of the					
IP:								
<u> </u>		PT2	PS PT1 PX1 PTO PX0					
IP.7	-	-	Undefined.					
IP.6	_	-	Undefined.					
1P.5	-	BDH	Not implemented in 8051, PT2 for 8052.					
IP.4	PS	BCH	Serial port interrupt priority bit.					
IP.3	PT1	BBH	Timer 1 interrupt priority bit.					
IP.2	PX1	BAH	External interrupt priority bit.					
$\mathbf{P},1$	PTO	B9H	Timer-0 interrupt priority bit.					
IP.0	PX0	B8H	External interrupt priority bit.					
	nterrupt V		\$24 4.45					
Interrupt s		Flag	Vector Address					
System Re		RST	0000H					
	External 0 IEO 0003H Timer 2 (8052) TF2 & EXF2 002BH							
Timer 2 (8	(052)	TPZ & EX	.FZ UVZBN					
PSW:								
CY	AC	FO) F	RS1 RSO OV - P					

AC: Auxiliary Carry Flag

CY: Carry Flag RS1, RSO: Register Bank Select OV: Overflow Flag

P: Parity

End of Paper